

SSC8039GN4

P-Channel Enhancement Mode MOSFET

> Features

V _{DS}	V _{GS}	R _{DS(ON)}	l _D
-30V	+20V	12mΩ@-10V	-27A
-300	<u> </u>	15mΩ@-4V5	-21A

> Description

This SSC8039GN4 uses advanced trench technology to provide excellent RDSON and low gate charge. The complementary MOSFETS may be used to form a level shifted high side switch, and for a host of other applications.

100% UIS + ΔVDS + Rg Tested!


> Applications

- Load Switch
- PWM Application
- Power Management


Ordering Information

Device	Package	Shipping	
SSC8039GN4	PDFN3.3X3.3-8L	5000/Reel	

Pin configuration



PDFN3.3X3.3-8L (Bottom View)



Pin Configuration (Top View)



Marking

(XXYY: Internal Traceability Code)



➤ Absolute Maximum Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit	
V_{DSS}	Drain-to-Source Volta	Drain-to-Source Voltage		V
V _{GSS}	Gate-to-Source Volta	ige	±20	V
	Caratina and Danier Command	T _C =25°C	-27	Δ.
l _D	Continuous Drain Current d	T _C =100℃	-16	A
	Outine Duis Outside	T _A =25℃	-10.5	Δ.
IDSM	I _{DSM} Continuous Drain Current ^a	T _A =70°C	-8.3	A
I _{DM}	Pulsed Drain Curren	Ilsed Drain Current b		Α
	David Distriction 6	Tc=25°C	25	10/
P _D	Power Dissipation °	T _C =100℃	9.5	W
	Daniel Distriction 6	T _A =25℃	3.3	10/
P _{DSM}	Power Dissipation ^a	T _A =70°C	2.2	W
Eas	Avalanche Energy ^b L=0.5mH Single Pulse		29	mJ
TJ	Operation junction temperature		-55~150	°C
Tstg	Storage temperature ra	ange	-55~150	€ ℃

➤ Thermal Resistance Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ^a	40	°C/W
$R_{ heta JC}$	Junction-to-Case Thermal Resistance	6	C/VV

Note:

- a. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz.copper, in a still air environment with T_A=25°C. The value in any given application depends on the user is specific board design. The power dissipation is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- d. The maximum current rating is package limited.

SSC-V1.0 www.sscsemi.com Analog Future







\succ Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250uA	-30			V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250uA$	-1	-1.3	-3	V	
D. i. O O. D. i.i.	Б.	V _{GS} = -10V, I _D = -10A		12	16	m0	
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -4.5V, I _D = -7A		15	20	mΩ	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -30V, V _{GS} = 0V			-1	uA	
Gate-Source Leak Current	Igss	V _{GS} = ±20V, V _{DS} = 0V			±100	nA	
Transconductance	G _{FS}	V _{DS} = -5V, I _D = -10A		18		s	
Forward Voltage	V _{SD}	V _{GS} = 0V, I _S = -1A		-0.75	-1.6	V	
Gate Resistance	R _G	V _{DS} = 0V, f = 1MHz		6.5		Ω	
Input Capacitance	Ciss	V = 20V V = 0V		2000			
Output Capacitance	Coss	$V_{DS} = -20V, V_{GS} = 0V,$		550		pF	
Reverse Transfer Capacitance	Crss	f = 1MHz		800			
Total Gate Charge	Q _G	\\ - 45\\\\ - 45\\\		15			
Gate to Source Charge	Q _G s	$V_{GS} = -4.5V, V_{DS} = -15V,$ $I_{D} = -7A$		4.2		nC	
Gate to Drain Charge	Q _{GD}	ID/A		2.8			
Turn-on Delay Time	T _{D(ON)}	101		8.5			
Rise Time	Tr	$V_{GS} = -10V,$ $V_{DS} = -15V, R_{L} = 1.5\Omega,$		6]	
Turn-off Delay Time	T _{D(OFF)}			39		ns	
Fall Time	T _f	$R_{G} = 3\Omega$		15			
Diode Recovery Time	Trr	I _F =-10A, di/dt=-100A/us		16		ns	
Diode Recovery Charge	Qrr	I _F =-10A, di/dt=-100A/us		7		nC	



> Typical Performance Characteristics (T_A=25℃ unless otherwise noted)






Output Characteristics

10

Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltag

Drain Current_I_D(A)


15

20

25



On-Resistance vs. Gate-to-Source Voltage



On-Resistance vs. Junction Temperature


Safe Operating Area vs. Junction-to-Ambient


2


5




> Package Information









Symbol	MILL IMETER			
Symbol	Min	Nom	Max	
Α	0.65	0.75	0.9	
b	0.20	0.3	0.40	
С	0.1	1	0.22	
D	3.1	3.3	3.45	
D1	3	3.15	3.2	
D2	2.55	2.5	2.75	
E	3.15	3.3	3.45	
E1	2.9	3.05	3.2	
E2	1.55	1.75	1.95	
е	0.65BSC			
L	0.06	0.15	0.2	
L1	0.25	0.4	0.55	
Н	0.31	0.35	0.6	
S	10°	12°	14°	



DISCLAIMER

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.